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Abstract—This paper proposes a secondary voltage unbalance 
control approach that compensate voltage unbalances in three-
phase four-wire islanded microgrid systems. It is implemented in 
the secondary control level of the microgrid hierarchical control 
structure. By sending information through low-bandwidth 
communication links to the primary control level, the required 
unbalanced factors at sensitive buses are achieved. Also, negative 
and zero sequence equivalent circuits and unbalance 
compensation principle are derived. Finally, real-time hardware-
in-the-loop results show the feasibility of the proposed approach 
for different islanded scenarios.  
Keywords—hierarchical control; microgrid; three-phase four-
leg converter; unbalance compensation  
I. INTRODUCTION  
Nowadays, the microgrid (MG) concept is attracting much 
attention due to advantages such as flexibility, reliability and 
high quality power. In IEEE Std 1547.4-2011, a microgrid is 
considered as a cluster of distributed resources (DRs), i.e. 
distributed generation (DG), distributed storage (DS) or hybrid 
DG/DS units, and local loads able to operate in both grid-
connected and islanded modes [1]. 
However, due to the presence of single-phase and/or three-
phase unbalanced DRs/loads unbalanced voltage may appear in 
the microgrid, which may result in adverse effects such as 
efficiency reduction, instability, inappropriate protection 
actions, and interference problems. Moreover, in some cases, 
some loads such as induction machines are sensitive to voltage 
unbalances. Even though in some cases 2% or 3% voltage 
unbalance factor can be achieved but unbalanced current may 
reach more than 50%, which is enough to trip the overload 
protections [2]-[4]. On the other hand, passive loads may not 
be so sensitive to voltage unbalance. Therefore, we can have 
loads with different levels of unbalanced voltage sensitivities. 
In this way, loads with similar sensitive level can be connected 
to the same sensitive buses [5]. 
In order to meet the requirements of different control 
objectives and time scales, the hierarchical unbalance control 
structure is proposed in [6] and [7]. The objective of secondary 
control level is to ensure a specific range of negative 
unbalanced factors at sensitive buses, as presented in [6]. 
However, this method needs to take a sort of actions to reset 
the integrators; otherwise they may lead to negative saturation 
or inappropriate regulation.  
In addition, in many commercial and industrial installations 
electrical power is distributed through a three-phase four-wire 
system, where a neutral connection is needed. Thus not only 
negative sequence but also zero-sequence components should 
be managed. 
In the literature, there are three common ways to provide a 
neutral connection: (i) a zigzag or a delta-star (Δ-Yn) 
transformer, which prevents from zero sequence components 
propagation; (ii) three-leg split-capacitor structure, which 
retains a three-leg structure but splitting the dc link with a pair 
of capacitors to provide the fourth wire [8]; and (iii) three-
phase four-leg topology [9], which provides a path for the 
neutral current by an additional fourth leg.  
Due to the existence of a line-frequency transformer, this 
solution is bulky and costly, and zero sequence is decided by 
the loads, being less controllable. On the other hand, although 
the split-capacitor approach is simpler, zero-sequence current 
can cause large dc voltage differences between split capacitors, 
thus needing voltage balancing controllers or large dc-link 
capacitors [8]. In addition, this solution suffers from poor dc 
voltage utilization. The four-leg topology, due to the extra 
degree of freedom provided by the fourth leg, the three phases 
become independent. In addition, a 3-D space vector 
modulation will maintain the dc voltage utilization [9]. 
In a more general application like an islanded microgrid 
system, four-leg converters may be used as basic interfaces. In 
addition, in order to meet the high quality requirements at 
sensitive buses, a secondary voltage unbalance compensation 
strategy in islanded microgrids is proposed. This paper is 
organized as follows. In Section II the zero-sequence and 
negative-sequence equivalent circuits are derived and the 
unbalance compensation principle is presented as well. In 
Section III a new secondary voltage unbalance-compensation 
control approach is derived based on this model. Then, real-
time hardware-in-the-loop (HiL) results are carried out in 
Section IV. Finally Section V presents the conclusion. 
II. SYSTEM MODELING 
A four-wire microgrid configuration based on three-phase 
four-leg converters is shown in Fig. 1. There are three types of 
buses in the microgrid: local buses (LB), sensitive bus (SB) 
and AC bus. In the SB, a sort of sensitive loads is connected. 
Also, we can have other types of converters, such as three- 
 
Fig. 1. Microgrid configuration based on three-phase four-leg converters.  
phase three-leg converters and/or single-phase converters that 
connect DRs to those buses, which are named microsources. In 
order to simplify the analysis, only three-phase four-leg 
converters are under the scope of this paper. 
During islanded mode, microgrid is expected to provide 
voltage and frequency management, maintaining supply and 
demand power balance, and offering the required power quality 
[7]. In this paper, in a certain SB, both voltage negative-
sequence and zero-sequence unbalance factors are limited to a 
certain level, e.g. 0.5%. Here we assume that all the LBs have 
the same power quality restrictions, e.g. unbalanced factors 
limited to 3%.  
To achieve these unbalance requirements, in this Section, 
the zero-sequence and negative-sequence equivalent circuits 
are firstly derived and the unbalance compensation principle is 
presented as well.  
A. Sequence Equivalent Circuits 
The relationships between phase admittance Yp and 
sequence admittance Ys can be obtained as  
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s p
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Two main kinds of passive loads (RLC) connections are 
shown in Fig. 2, where Yan, Ybn, Ycn are equivalent loads 
connected between A, B, C and N; Yab, Ybc, Yca are equivalent 
loads connected between phases.  
For Y-connected load, the sequence admittance matrix can 
be derived as   
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Fig. 2. Two kinds of loads. (a): Y-connected load; (b): delta-connected load; 
From (3), the equivalent load for each sequence is the 
same and the loads are balanced. However, if there are 
differences between Yan, Ybn, or Ycn, the system is unbalance, 
which will result in negative and zero sequence components.   
For delta-connected load, the sequence admittance matrix 
can be given as 
2
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Usually, negative and zero components in the bus voltage 
can be neglected since they are smaller compared to positive 
sequence voltage. Connecting these two kinds of loads to the 









current can be derived as 
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From (6), the negative and zero sequence currents are 
mainly influenced by the positive voltage. For the sake of 
simplicity, here we can model the unbalanced passive loads as 
current sources. 
For the electrical distribution lines, we assume that the 
admittances are balanced. Based on (3) and (5), the negative 
and zero sequence voltage drops are only related to 





Fig. 3. Simplified negative and zero sequence circuits. (a) negative sequence; 
(b) zero sequence 
From the above analysis, each microsource is represented 
by using Thévenin circuit, then the simplified negative and 
zero sequence circuits are obtained as shown in Fig. 3, where 
Zs and ZL are source impedance and distribution line impedance 
respectively; Vs, VB, VSB are respectively source voltage, local 
bus voltage and sensitive bus voltage; IB and ISB are 
respectively local load current and sensitive bus load current; 
superscripts +, –, 0 denote positive sequence, negative 
sequence and zero sequence respectively; subscript n denotes 
n-th microsource. For induction machine loads, they can be 
similarly analyzed as DR sources using Thevenin or Norton 
equivalent circuits. 
B. Voltage Unbalance Compensation Principle 
Define the source total negative sequence impedance and 
admittance as 













Based on the superposition theorem, the source currents, 
local and sensitive bus voltages can be derived as 
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    
Negative-sequence current-sharing between converters can 
be obtained by setting the same negative-sequence voltage 
reference Vs
-
, and the same source impedance Zs
-
 while 
keeping them much larger than the line impedance ZL
-
. In 
practical system, the same source impedance ZS
-
 can be 
guaranteed by implementing virtual impedance at the primary 
control level [10], and the same reference can be ensured by 
the secondary control level, which will be explained in Section 




 values are equal, the sensitive bus voltage 
and source currents can be simply represented by 
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 is regulated and the secondary control can react 
to unbalanced load changes, high power quality can be 
achieved in the sensitive bus. In addition, negative sequence 
current-sharing can also be guaranteed.  
In terms of zero sequence, similar conclusion and 
performance can be obtained. 
III. PROPOSED CONTROL STRATEGY 
The objective of secondary control level is to actively 
compensate deviations in the microgrid voltage and frequency 
caused by the primary controls, restoring their values to the 
nominal ones or tracking grid values [7]. At the same time, this 
control level also can be used to compensate voltage 
unbalances at sensitive bus to meet the specified unbalanced 
voltage requirements [6]. The proposed control structure of 
secondary level is shown in Fig.4. 
In this control level, the sensitive bus voltage is measured 
and decomposed into positive, negative, and zero components. 
Among different proposals, the band-pass filter based on Park 
transformation can achieve good performance [11], which is 
used for sequence component extraction. To overcome the 
limits of low-bandwidth communication channels, a Park 
transformation is employed. Especially for zero sequence 
components, they are mainly variable at fundamental 
frequency when supplying unbalanced loads. Thus a pair of 
orthogonal components V
 0 
SB_αβ  is firstly created by using a 
second order generalized integrator (SOGI) [12]. Thus 
negative sequence and zero sequence components can be 
modulated as DC signals in the secondary level, and 
demodulated back to AC signals in the primary level. In the 
secondary level, sensitive bus voltage vSB is measured, while 
in the primary control DR voltage vc is sensed. When the DC 
signals are transformed back to AC signals, the same reference 
angle needs to be used. However, due to the small difference 
in the fundamental angle between vc and vSB, these two 
voltages can be respectively used as reference angles in the 
primary and secondary levels. 
As shown in Fig. 4, the sequence components in each 
synchronous rotating frame are firstly extracted. Afterwards, 
negative and zero unbalance factors are calculated and 
compared with reference values. If unbalance factors are 
already within the required values, then the output will be 
frozen. Otherwise, proportional integral (PI) controllers will 
be used to control the negative- and zero-sequence 
components. 
If negative sequence unbalance factor needs to be limited 
within UF
 - 
ref , then the dq references for negative sequence 
voltage V
 -
SB_ref   at sensitive bus is set as 
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Based on (9), taking the load currents as disturbances and 
neglecting them, V
 -
SB is equal to V
 -
s . Therefore, the error of V
 -
SB 
can be controlled by regulating V
 -
s . In this paper, a simple PI 
controller is employed and its output is sent to the primary 
level. The control structure can be simplified as shown in Fig. 
5. The secondary control usually has a slow control action. 
Hence the dynamic response of primary controller can be 
neglected when analyzing the performance of the secondary 
controller. Assuming the references can be real-time achieved 
G
 -
P (s)=1, then we can get  
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Then by proper parameter design, unbalanced factors at 
sensitive bus can be limited within the required values, and 
dynamic response can be designed. 
IV. REAL-TIME HIL RESULTS 
The proposed secondary voltage unbalance compensation 
strategy is validated through real-time HiL based on dSPACE 
1006 platform, with the parameters shown in Table. I. Without 
loss of generality, two four-leg converters are used in the setup 
and 5% parameter mismatch is considered. In order to evaluate 
the performance of the proposed method, two types of loads 
are applied, where type A simulates three phase balanced load, 
and type B single phase load is connected between A and N, 
illustrating performances of the microgrid under the most 
unbalanced load conditions.  The system gradually supplies 
more loads on the buses as shown in Table II, at last, total 
single phase loads reach the nominal value (each source 8kW 
per phase). As aforementioned, the bus which supplies 
unbalanced loads will impact on the unbalance distribution. 
Therefore, loads connected to both local and sensitive buses are 
discussed. 
The HiL results are shown in Fig. 6. 
At the beginning, the STS is off and microgrid operates in 
islanded mode. The loads on all the buses are balanced Type 
A. The voltages on all the buses are balanced. 
At T1, an unbalanced load is connected to the sensitive 
bus, and the negative and zero sequence unbalance factors at 
all the buses starts to increase as shown in Fig. 6(a) (b). 
At T2, the proposed unbalance secondary control is 
activated. Therefore, the unbalanced factors at sensitive bus  
 
Fig. 4. Control structure of secondary control level  
 
Fig. 5. Simplified control structure of secondary control level  
TABLE I.  SYSTEM PARAMETERS 
Parameters Symbol Value 
Power stage parameters 
Nominal output voltage VN 220V 
Nominal output frequency fN 50Hz 
Phase filter inductor Lf 2mH 
Neutral filter inductor Ln 1.2mH 
Filter Capacitor  Cf 30μF 
Distribution line parameters 
Distribution line impedance I ZLI 1.8mH 
Distribution line impedance II ZLII 0.9mH 
Secondary control parameters 





i  10,  10 
k0 p , k
0 
i  10,  10 
Negative sequence UF reference UF -ref  0.5% 
Zero sequence UF reference UF0 ref 0.5% 
TABLE II.  SYSTEM OPERATING PROCESS: LOAD CONDITIONS 
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T4 - - Type B: ZTYB=6Ω 
 
are both decreased to the reference value 0.5% as shown in 
Fig. 6(a)(b). 
At T3, different unbalanced loads are respectively 
connected to Local Bus I and Local Bus II. The unbalanced 
factors at the sensitive bus can be still fixed at 0.5%, as shown 
in Fig. 6(a)(b). Furthermore, based on (9), sources still present 
a good current-sharing, as shown in Fig. 6(c). 
 
Fig. 6. HiL results 
At T4, additional unbalanced loads are connected to the 
sensitive bus. The total amount of single-phase loads reach the 
nominal value, i.e. each source 8kW per phase, and load 
currents are shown in Fig. 6(d)(e)(f). The unbalanced factors 
at the sensitive bus can still be controlled to 0.5%, as shown in 
Fig. 6(a)(b). In addition, the unbalanced factors in all the other 
buses are kept below 2%.   
Based on the above analysis, with the proposed unbalance 
control, the unbalanced factors are kept below the reference 
values. In addition, DRs can get a good positive, negative and 
zero sequence current-sharing. 
V. CONCLUSION 
Due to the presence of single-phase and/or three-phase 
unbalanced DRs/loads, unbalanced voltages may appear in the 
microgrid. In order to achieve unbalance management in three-
phase four-wire microgrids, three-phase four-leg converters 
can be employed. To cope with this, system modeling and 
unbalanced compensation principle are firstly given. On this 
basis, a secondary voltage unbalance compensation strategy is 
proposed. Finally, the proposed method is tested under 
different load conditions. Real-time HiL results show that by 
using the proposed method the unbalanced factors are 
controlled within the specific ranges and at the same time DRs 
can get good sequence current-sharing. 
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